Rambus - XDR™2 Memory Architecture

By: Rambus  11-11-2011
Keywords: Dram

The XDR™2 memory architecture is the world's fastest memory system solution capable of providing more than twice the peak bandwidth per device when compared to a GDDR5-based system. Further, the XDR 2 memory architecture delivers this performance at 30% lower power than GDDR5 at equivalent bandwidth.

Designed for scalability, power efficiency and manufacturability, the XDR 2 architecture is a complete memory solution ideally suited for high-performance gaming, graphics and multi-core compute applications. Each XDR 2 DRAM can deliver up to 80GB/s of peak bandwidth from a single, 4-byte-wide, 20Gbps XDR 2 DRAM device. With this capability, systems can achieve memory bandwidth of over 500GB/s on a single SoC.

Capable of data rates up to 20Gbps, the XDR 2 architecture is part of the award-winning family of XDR products. With backwards compatibility to XDR DRAM and single-ended industry-standard memories, the XDR 2 architecture is part of a continuously compatible roadmap, offering a path for both performance upgrades and system cost reductions.

Keywords: Dram

Contact Rambus

Email - none provided

Print this page


Other products and services from Rambus


Rambus - XDR™ Memory Architecture

The Rambus XDR™ memory architecture is a total memory system solution that achieves an order of magnitude higher performance than today's standard memories while utilizing the fewest ICs. XCG clock generator provides the system clocks with four programmable outputs and is guaranteed to meet the clocking requirements for the XIO and XDR DRAM devices.


Rambus - Mobile XDR™ Memory Architecture

The Mobile XDR memory architecture provides a total system solution which is comprised of the Mobile XDR Controller IO Cell and the Mobile XDR Digital Memory Controller which are implemented in an SoC such as an application or media processor, and the Mobile XDR DRAM. The MIO, MMC, and Mobile XDR DRAM designs are compatible with mainstream, cost-effective SoC and DRAM manufacturing environments and process roadmaps.


Rambus - DDR3 Memory Interface Solution

It incorporates patented innovations such as on-chip Phase-Locked Loops, Delay-Locked Loops, FlexPhase™ Timing Adjustment circuits, Output Driver Calibration, and On Die Termination Calibration to provide a complete memory solution. Rambus offers its DDR3 PHY in a PHY development package which allows memory interface designers to customize their DDR3 implementation to meet their specific application needs.


Rambus - Pentelic™ Lighting Solutions

Pentelic lighting solutions include of a broad portfolio of patented optical technologies and system-level support for optical design, thermal management, power delivery and manufacturing to enable a new generation of high-efficiency lighting fixtures with precise ray angle control and the ultimate freedom of design.